

FIG. 1




FIG. 2




FIG. 3




FIG. 4

NMOS FET 10x10 μ m² S/D float




FIG. 5A

NMOS FET 10x10 μm^2




FIG. 5B

Gate Bias (V)

[illegible]

50x2NCA

DEVICES
5V 10 seconds

20X20NC/

GATE OXIDE FUSE




FIG. 6B

10X5NCA

DEVICES
5V

10X10NC7




FIG. 7

Max Power(FuseV*I_comp*FuseT)